

Block diagram

Memories (P. 017-024)

- 018 - Level shifters
- 019 - Level shifters
- 020 - SDRAM - Micron
- 021 - SDRAM - ISSI
- 022 - Burst mode FLASH
- 023 - EMC connectors

Test and Debug (P. 002-008)

- 002 - LEDs
- 003 - User GPIOs, octal switch
- 004 - Debug bus switch, TMP, EEPROM, RS485
- 005 - Trace MICTOR
- 006 - Trace, User GPIOs bus switches
- 007 - USB
- 008 - Use Case MICTORs

ERTEC 200P (P. 009-014)

- 009 - ERTEC 200P
- 010 - ERTEC 200P
- 011 - ERTEC 200P
- 012 - ERTEC 200P
- 013 - ERTEC 200P - PWR
- 014 - ERTEC 200P - PWR

RJ45, POF (P. 015-016)

- 015 - RJ45
- 016 - POF
- 017 - POF

FPGA (P. 025-027)

- 024 - FPGA
- 025 - FPGA
- 026 - FPGA

PSU (P. 029-032)

- 028 - External PSU convertor
- 029 - Power convertors
- 030 - Power switching
- 031 - Power sensing

PCIe (P. 028)

- 027 - PCIe connector

RST, CFG (P. 033-034)

- 032 - Config pin headers
- 033 - Reset circuit


GRANT OF A PATENT OR THE REGISTRATION OF A UTILITY MODEL OR DESIGN
 Copyright (C) Siemens AG, 2006
 WITHOUT EXPRESS AUTHORITY OFFENDERS ARE LIABLE TO THE PAY-
 MENT OF DAMAGES ALL RIGHTS ARE RESERVED IN THE EVENT OF THE
 COPYING OF THIS DOCUMENT AND GIVING IT TO OTHERS AND THE
 USE OR COMMUNICATION OF THE CONTENTS THEREOF ARE FORBIDDEN

updateDate=13/02/05
updateTime=07:37:56

Unmounted Components are displayed blue or with dashed lines

002				Date	14.1.2013			Siemens AG	EB200P Documentation Block Diagram Circuit Diagram		Item No.:	
Ind.	Rev.	Modification	Date	Name	Norm						A5E31374985A	Sheet 1 40 Sheets

User and status LEDs



GRANT OF A PATENT OR THE REGISTRATION OF A UTILITY MODEL OR DESIGN
Copyright (C) Siemens AG, 2006

WITHOUT EXPRESS AUTHORITY, OFFENDERS ARE LIABLE TO THE PAYMENT OF DAMAGES. ALL RIGHTS ARE RESERVED IN THE EVENT OF THE

COPYING OF THIS DOCUMENT AND GIVING IT TO OTHERS AND THE USE OR COMMUNICATION OF THE CONTENTS THEREOF ARE FORBIDDEN

updateDate=13/02/05
updateTime=07:37:56

Unmounted Components are displayed blue or with dashed lines


002				Date	14.1.2013	Siemens AG		EB200P Test and debug LEDs Circuit Diagram		Item No.:	
Ind.	Rev.	Modification	Date	Name	Norm			A5E31374985A		Sheet 2 40 Sheets	

GRANT OF A PATENT OR THE REGISTRATION OF A UTILITY MODEL OR DESIGN
Copyright (C) Siemens AG, 2006

WITHOUT EXPRESS AUTHORITY OFFENDERS ARE LIABLE TO THE PAYMENT OF DAMAGES ALL RIGHTS ARE RESERVED IN THE EVENT OF THE

COPYING OF THIS DOCUMENT AND GIVING IT TO OTHERS AND THE USE OR COMMUNICATION OF THE CONTENTS THEREOF ARE FORBIDDEN

User GPIOs




updateDate=13/02/05
updateTime=07:37:56

Unmounted Components are displayed blue or with dashed lines

002				Date	14.1.2013	Siemens AG	EB200P Test and debug User octal switch and GPIOs Circuit Diagram	Item No.:	
				Init.				A5E31374985A	
				Appr.					
Ind.	Rev.	Modification	Date	Name	Norm			40 Sheets	

Test and debug circuits



GRANT OF A PATENT OR THE REGISTRATION OF A UTILITY MODEL OR DESIGN
Copyright (C) Siemens AG, 2006


WITHOUT EXPRESS AUTHORITY, OFFENDERS ARE LIABLE TO THE PAYMENT OF DAMAGES. ALL RIGHTS ARE RESERVED IN THE EVENT OF THE
COPYING OF THIS DOCUMENT AND GIVING IT TO OTHERS AND THE
USE OR COMMUNICATION OF THE CONTENTS THEREOF ARE FORBIDDEN

updateDate=13/02/05
updateTime=07:37:55

Unmounted Components are displayed blue or with dashed lines

002			Date	14.1.2013	Siemens AG	EB200P Test and debug Debug bus switch, TMP, EEPROM, RS485 Circuit Diagram	Item No.:
			Init.				
			Appr.				
Ind.	Rev.	Modification	Date	Name	Norm		A5E31374985A
							Sheet 4
							40 Sheets

Trace and JTAG connectors



GRANT OF A PATENT OR THE REGISTRATION OF A UTILITY MODEL OR DESIGN
Copyright (C) Siemens AG, 2006


WITHOUT EXPRESS AUTHORITY OFFENDERS ARE LIABLE TO THE PAYMENT OF DAMAGES ALL RIGHTS ARE RESERVED IN THE EVENT OF THE
COPYING OF THIS DOCUMENT AND GIVING IT TO OTHERS AND THE USE OR COMMUNICATION OF THE CONTENTS THEREOF ARE FORBIDDEN

updateDate=13/02/05
updateTime=07:37:56

Unmounted Components are displayed blue or with dashed lines

002				Date	14.1.2013	Siemens AG	EB200P Debug Trace Mictor, FPGA JTAG, ERTEC JTAG Circuit Diagram	Item No.:		
				Init.				A5E31374985A		Sheet 5
				Appr.						40 Sheets
Ind.	Rev.	Modification	Date	Name	Norm					

Bus switchees for user GPIOs and trace interface




GRANT OF A PATENT OR THE REGISTRATION OF A UTILITY MODEL OR DESIGN
WITHOUT EXPRESS AUTHORITY OFFENDERS ARE LIABLE TO THE PAY-
MENT OF DAMAGES ALL RIGHTS ARE RESERVED IN THE EVENT OF THE
COPYING OF THIS DOCUMENT AND GIVING IT TO OTHERS AND THE
USE OR COMMUNICATION OF THE CONTENTS THEREOF ARE FORBIDDEN

updateDate=13/02/05
updateTime=07:37:56

Unmounted Components are displayed blue or with dashed lines

002				Date	14.1.2013	Siemens AG	EB200P Test and debug Trace and user GPIOs bus switches Circuit Diagram	Item No.:	
				Init.					
				Appr.					
Ind.	Rev.	Modification	Date	Name	Norm			A5E31374985A	Sheet 6 40 Sheets

USB to serial converter



Note: Preprogrammed EEPROM will be used (A5E03799388)

GRANT OF A PATENT OR THE REGISTRATION OF A UTILITY MODEL OR DESIGN Copyright (C) Siemens AG, 2008

WITHOUT EXPRESS AUTHORITY OFFENDERS ARE LIABLE TO THE PAYMENT OF DAMAGES ALL RIGHTS ARE RESERVED IN THE EVENT OF THE


COPYING OF THIS DOCUMENT AND GIVING IT TO OTHERS AND THE USE OR COMMUNICATION OF THE CONTENTS THEREOF ARE FORBIDDEN

updateDate=13/02/05
updateTime=07:37:55

Unmounted Components are displayed blue or with dashed lines

002				Date	14.1.2013	Siemens AG	EB200P Test and debug Serial over USB Circuit Diagram	Item No.:		
				Init.				A5E31374985A		
				Appr.						
Ind.	Rev.	Modification	Date	Name	Norm			40 Sheets		

GRANT OF A PATENT OR THE REGISTRATION OF A UTILITY MODEL OR DESIGN
 Copyright (C) Siemens AG, 2006
 WITHOUT EXPRESS AUTHORITY OFFENDERS ARE LIABLE TO THE PAY-
 MENT OF DAMAGES. ALL RIGHTS ARE RESERVED IN THE EVENT OF THE
 COPYING OF THIS DOCUMENT AND GIVING IT TO OTHERS AND THE
 USE OR COMMUNICATION OF THE CONTENTS THEREOF ARE FORBIDDEN




updateDate=13/02/05
updateTime=07:37:56

Unmounted Components are displayed blue or with dashed lines

002				Date	14.1.2013	Siemens AG	EB200P Interfaces Use case MICTORS Circuit Diagram	Item No.:	
				Init.				A5E31374985A	
				Appr.					
Ind.	Rev.	Modification	Date	Name	Norm			40 Sheets	

ERTEC 200P



GRANT OF A PATENT OR THE REGISTRATION OF A UTILITY MODEL OR DESIGN
Copyright (C) Siemens AG, 2008

WITHOUT EXPRESS AUTHORITY, OFFENDERS ARE LIABLE TO THE PAYMENT OF DAMAGES. ALL RIGHTS ARE RESERVED IN THE EVENT OF THE

COPYING OF THIS DOCUMENT AND GIVING IT TO OTHERS AND THE USE OR COMMUNICATION OF THE CONTENTS THEREOF ARE FORBIDDEN

2:A1;4:B1;5:C2;
6:B1;8:B1;10:A3;
16:A3;16:C3;25:A1;
26:A2;32:A5

updateDate=13/02/05
updateTime=07:37:56


Unmounted Components are displayed blue or with dashed lines

002				Date	14.1.2013	Siemens AG		EB200P ERTEC 200P ERTEC 200P Circuit Diagram		Item No.:	
				Init.						A5E31374985A	
				Appr.						Sheet 9	
Ind.	Rev.	Modification	Date	Name	Norm					40 Sheets	

ERTEC 200P - XHIF

2:A1:4:B1:5:C2;
6:B1:8:B1:9:E1;
16:A3:16:C3:25:A1;
26:A2:32:A5

GPIO[0-95]



GRANT OF A PATENT OR THE REGISTRATION OF A UTILITY MODEL OR DESIGN
Copyright (C) Siemens AG, 2006

WITHOUT EXPRESS AUTHORITY, OFFENDERS ARE LIABLE TO THE PAYMENT OF DAMAGES. ALL RIGHTS ARE RESERVED IN THE EVENT OF THE


COPYING OF THIS DOCUMENT AND GIVING IT TO OTHERS AND THE USE OR COMMUNICATION OF THE CONTENTS THEREOF ARE FORBIDDEN

updateDate=13/02/05
updateTime=07:37:56

Unmounted Components are displayed blue or with dashed lines

002				Date	14.1.2013	Siemens AG	EB200P ERTEC 200P ERTEC 200P Circuit Diagram	Item No.:	
				Init.				A5E31374985A	
				Appr.					
Ind.	Rev.	Modification	Date	Name	Norm			40 Sheets	

ERTEC 200P - EMC



To boot from burst mode flash in legacy mode keep it as is, to boot from legacy mode flash in legacy mode move R416 to R415 position

Unmounted Components are displayed blue or with dashed lines

GRANT OF A PATENT OR THE REGISTRATION OF A UTILITY MODEL OR DESIGN Copyright (C) Siemens AG, 2006


WITHOUT EXPRESS AUTHORITY OFFENDERS ARE LIABLE TO THE PAYMENT OF DAMAGES ALL RIGHTS ARE RESERVED IN THE EVENT OF THE

COPYING OF THIS DOCUMENT AND GIVING IT TO OTHERS AND THE USE OR COMMUNICATION OF THE CONTENTS THEREOF ARE FORBIDDEN

002			Date	14.1.2013		Siemens AG	EB200P ERTEC 200P ERTEC 200P Circuit Diagram	Item No.:	
Ind.	Rev.	Modification	Date	Name	Norm			A5E31374985A	Sheet 11 40 Sheets

GRANT OF A PATENT OR THE REGISTRATION OF A UTILITY MODEL OR DESIGN
 WITHOUT EXPRESS AUTHORITY OFFENDERS ARE LIABLE TO THE PAY-
 MENT OF DAMAGES ALL RIGHTS ARE RESERVED IN THE EVENT OF THE
 COPYING OF THIS DOCUMENT AND GIVING IT TO OTHERS AND THE
 USE OR COMMUNICATION OF THE CONTENTS THEREOF ARE FORBIDDEN

ERTEC 200P - Profinet ports




updateDate=13/02/05
updateTime=07:37:56

Unmounted Components are displayed blue or with dashed lines

002				Date	14.1.2013	Siemens AG	EB200P ERTEC 200P ERTEC 200P Circuit Diagram	Item No.:	A5E31374985A	Sheet 12 40 Sheets
Ind.	Rev.	Modification	Date	Name	Norm					

ERTEC 200P - power supply capacitors




GRANT OF A PATENT OR THE REGISTRATION OF A UTILITY MODEL OR DESIGN
 Copyright (C) Siemens AG, 2006
 WITHOUT EXPRESS AUTHORITY OFFENDERS ARE LIABLE TO THE PAY-
 MENT OF DAMAGES ALL RIGHTS ARE RESERVED IN THE EVENT OF THE
 COPYING OF THIS DOCUMENT AND GIVING IT TO OTHERS AND THE
 USE OR COMMUNICATION OF THE CONTENTS THEREOF ARE FORBIDDEN

updateDate=13/02/05
updateTime=07:37:56

Unmounted Components are displayed blue or with dashed lines


002			Date	14.1.2013		Siemens AG	EB200P Power supply ERTEC 200P capacitors Circuit Diagram	Item No.:	
Ind.	Rev.	Modification	Date	Name	Norm			A5E31374985A	Sheet 14 40 Sheets



GRANT OF A PATENT OR THE REGISTRATION OF A UTILITY MODEL OR DESIGN
 WITHOUT EXPRESS AUTHORITY OFFENDERS ARE LIABLE TO THE PAY-
 MENT OF DAMAGES ALL RIGHTS ARE RESERVED IN THE EVENT OF THE
 COPYING OF THIS DOCUMENT AND GIVING IT TO OTHERS AND THE
 USE OR COMMUNICATION OF THE CONTENTS THEREOF ARE FORBIDDEN

updateDate=13/02/05
updateTime=07:37:56

002				Date	14.1.2013	Siemens AG	EB200P Interfaces ERTEC 200P ethernet ports - RJ45 Circuit Diagram	Item No.:	A5E31374985A	Sheet 15 40 Sheets
Ind.	Rev.	Modification	Date	Name	Norm					



Resistor placement:
Close to ERTEC : R165,R166,R170,R174
R169, R173

Resistor placement:
Close to ERTEC : R167,R168,R171,R175
R172, R176

- How to instal POF:
1. Remove Gaud RJ45 connector with magnetics
 2. Solder R169, R173, R195, R197
0 Ohm (A5E00091701)
130 Ohm (A5E00375218)
 3. Solder R171, R175, R196, R198
0 Ohm (A5E00091701)
130 Ohm (A5E00375218)
 4. Replace R170, R174, with 82 Ohm resistor
(A5E00375108)
 5. Replace R172, R176, with 82 Ohm resistor
(A5E00375108)
 6. Solder both POF transceivers (A5E00384758)
 7. Be careful with user GPIOs pull downs (R46, R44,
R42, R40)

Resistor tolerance:
All resistors with value 82 and 130 Ohm have
to be with 1% tolerance

GRANT OF A PATENT OR THE REGISTRATION OF A UTILITY MODEL OR DESIGN
Copyright (C) Siemens AG, 2006
WITHOUT EXPRESS AUTHORITY OFFENDERS ARE LIABLE TO THE PAY-
MENT OF DAMAGES ALL RIGHTS ARE RESERVED IN THE EVENT OF THE
COPYING OF THIS DOCUMENT AND GIVING IT TO OTHERS AND THE
USE OR COMMUNICATION OF THE CONTENTS THEREOF ARE FORBIDDEN

updateDate=13/02/05
updateTime=07:37:55


Unmounted Components are displayed blue or with dashed lines

002			Date	14.1.2013	Siemens AG	EB200P Interfaces ERTEC 200P ethernet ports - POF Circuit Diagram	Item No.:		
		Init.		A5E31374985A					
		Appr.						Sheet 16	
Ind.	Rev.	Modification	Date	Name	Norm		40 Sheets		

GRANT OF A PATENT OR THE REGISTRATION OF A UTILITY MODEL OR DESIGN
Copyright (C) Siemens AG, 2006

WITHOUT EXPRESS AUTHORITY OFFENDERS ARE LIABLE TO THE PAYMENT OF DAMAGES ALL RIGHTS ARE RESERVED IN THE EVENT OF THE
COPYING OF THIS DOCUMENT AND GIVING IT TO OTHERS AND THE
USE OR COMMUNICATION OF THE CONTENTS THEREOF ARE FORBIDDEN

POFs



Resistor placement:
Close to ERTEC : R185,R190,R186,R189
R187, R192, R188, R191

Resistor tolerance:
All resistors with value 82 and 130 and 191 Ohm
have to be with 1% tolerance

How to instal POF:
1. Solder R410, R411, R412, R413
750 Ohm (A5E00091712)

Comparator (U4) and PECL (D45) driver placement:
Close to POFs (X3, X4)

Unmounted Components are displayed blue or with dashed lines

updateDate=13/02/05
updateTime=07:37:56

002				Date	14.1.2013	Siemens AG	EB200P Interfaces ERTEC 200P ethernet ports - POF Circuit Diagram	Item No.:	
				Init.				A5E31374985A	
				Appr.					
Ind.	Rev.	Modification	Date	Name	Norm			40 Sheets	

As default the level shifter for address bus is disabled. To enable it move R414 to position R203

GRANT OF A PATENT OR THE REGISTRATION OF A UTILITY MODEL OR DESIGN
Copyright (C) Siemens AG, 2006

WITHOUT EXPRESS AUTHORITY OFFENDERS ARE LIABLE TO THE PAYMENT OF DAMAGES ALL RIGHTS ARE RESERVED IN THE EVENT OF THE


COPYING OF THIS DOCUMENT AND GIVING IT TO OTHERS AND THE USE OR COMMUNICATION OF THE CONTENTS THEREOF ARE FORBIDDEN

updateDate=13/02/05
updateTime=07:37:56

002				Date	14.1.2013
				Init.	
				Appr.	
Ind.	Rev.	Modification	Date	Name	Norm

Level shifters

Level shifters - data bus



Unmounted Components are displayed blue or with dashed lines


Siemens AG

EB200P
Memory
Level shifters
Circuit Diagram

A5E31374985A

Item No.:	
Sheet	18
40 Sheets	

Level shifters, capacitors for level shifters



GRANT OF A PATENT OR THE REGISTRATION OF A UTILITY MODEL OR DESIGN
Copyright (C) Siemens AG, 2006


WITHOUT EXPRESS AUTHORITY OFFENDERS ARE LIABLE TO THE PAYMENT OF DAMAGES ALL RIGHTS ARE RESERVED IN THE EVENT OF THE

COPYING OF THIS DOCUMENT AND GIVING IT TO OTHERS AND THE USE OR COMMUNICATION OF THE CONTENTS THEREOF ARE FORBIDDEN

updateDate=13/02/05
updateTime=07:37:56

Unmounted Components are displayed blue or with dashed lines

002				Date	14.1.2013	Siemens AG		EB200P	Item No.:	
				Init.				Power supply		
				Appr.				Level shifters		
Ind.	Rev.	Modification	Date	Name	Norm			Circuit Diagram	A5E31374985A	
									Sheet 19	
									40 Sheets	




GRANT OF A PATENT OR THE REGISTRATION OF A UTILITY MODEL OR DESIGN
 Copyright (C) Siemens AG, 2006
 WITHOUT EXPRESS AUTHORITY OFFENDERS ARE LIABLE TO THE PAY-
 MENT OF DAMAGES ALL RIGHTS ARE RESERVED IN THE EVENT OF THE
 COPYING OF THIS DOCUMENT AND GIVING IT TO OTHERS AND THE
 USE OR COMMUNICATION OF THE CONTENTS THEREOF ARE FORBIDDEN

updateDate=13/02/05
updateTime=07:37:56

Unmounted Components are displayed blue or with dashed lines

002				Date	14.1.2013	Siemens AG	EB200P Memory SDRAM Circuit Diagram	Item No.:	
				Init.				A5E31374985A	
				Appr.					
Ind.	Rev.	Modification	Date	Name	Norm			40 Sheets	

SDRAM (alternative package)



GRANT OF A PATENT OR THE REGISTRATION OF A UTILITY MODEL OR DESIGN
Copyright (C) Siemens AG, 2006
WITHOUT EXPRESS AUTHORITY, OFFENDERS ARE LIABLE TO THE PAY-
MENT OF DAMAGES. ALL RIGHTS ARE RESERVED IN THE EVENT OF THE
COPYING OF THIS DOCUMENT AND GIVING IT TO OTHERS AND THE
USE OR COMMUNICATION OF THE CONTENTS THEREOF ARE FORBIDDEN

updateDate=13/02/05
updateTime=07:37:56







Unmounted Components are displayed blue or with dashed lines

002				Date	14.1.2013	Siemens AG	EB200P Memory SDRAM Circuit Diagram	Item No.:	A5E31374985A	Sheet 21 40 Sheets
				Init.						
				Appr.						
Ind.	Rev.	Modification	Date	Name	Norm					

EMC connectors

18.A3;24.B1;25.A1 <<> LS_AB[0-23]

18.A8;24.B1;25.A1; 26.A2 <<> LS_DB[0-31]



GRANT OF A PATENT OR THE REGISTRATION OF A UTILITY MODEL OR DESIGN Copyright (C) Siemens AG, 2006


WITHOUT EXPRESS AUTHORITY OFFENDERS ARE LIABLE TO THE PAYMENT OF DAMAGES ALL RIGHTS ARE RESERVED IN THE EVENT OF THE

COPYING OF THIS DOCUMENT AND GIVING IT TO OTHERS AND THE USE OR COMMUNICATION OF THE CONTENTS THEREOF ARE FORBIDDEN

updateDate=13/02/05
updateTime=07:37:57

Unmounted Components are displayed blue or with dashed lines


002				Date	14.1.2013	Siemens AG	EB200P Memory EMC connectors Circuit Diagram	Item No.:	
				Init.				A5E31374985A	
				Appr.				Sheet 23	40 Sheets
Ind.	Rev.	Modification	Date	Name	Norm				



GRANT OF A PATENT OR THE REGISTRATION OF A UTILITY MODEL OR DESIGN
 WITHOUT EXPRESS AUTHORITY OFFENDERS ARE LIABLE TO THE PAY-
 MENT OF DAMAGES ALL RIGHTS ARE RESERVED IN THE EVENT OF THE
 COPYING OF THIS DOCUMENT AND GIVING IT TO OTHERS AND THE
 USE OR COMMUNICATION OF THE CONTENTS THEREOF ARE FORBIDDEN
 Copyright (C) Siemens AG, 2006

002		Date	14.1.2013	Siemens AG		EB200P FPGA FPGA Circuit Diagram	Item No.:	A5E31374985A		Sheet 24 40 Sheets
Ind.	Rev.	Modification	Date	Name	Norm					

Unmounted Components are displayed blue or with dashed lines




GRANT OF A PATENT OR THE REGISTRATION OF A UTILITY MODEL OR DESIGN
 WITHOUT EXPRESS AUTHORITY OFFENDERS ARE LIABLE TO THE PAY-
 MENT OF DAMAGES ALL RIGHTS ARE RESERVED IN THE EVENT OF THE
 COPYING OF THIS DOCUMENT AND GIVING IT TO OTHERS AND THE
 USE OR COMMUNICATION OF THE CONTENTS THEREOF ARE FORBIDDEN

updateDate=13/02/05
updateTime=07:37:55

Unmounted Components are displayed blue or with dashed lines

002		Date	14.1.2013	Siemens AG		EB200P FPGA FPGA Circuit Diagram	Item No.:
Ind.	Rev.	Modification	Date	Name	Norm	A5E31374985A	
						Sheet 25	40 Sheets




GRANT OF A PATENT OR THE REGISTRATION OF A UTILITY MODEL OR DESIGN
 Copyright (C) Siemens AG, 2006
 WITHOUT EXPRESS AUTHORITY, OFFENDERS ARE LIABLE TO THE PAY-
 MENT OF DAMAGES. ALL RIGHTS ARE RESERVED IN THE EVENT OF THE
 COPYING OF THIS DOCUMENT AND GIVING IT TO OTHERS AND THE
 USE OR COMMUNICATION OF THE CONTENTS THEREOF ARE FORBIDDEN

updateDate=13/02/05
updateTime=07:37:57

Unmounted Components are displayed blue or with dashed lines

002				Date	14.1.2013	Siemens AG	EB200P FPGA FPGA Circuit Diagram	Item No.:	
				Init.				A5E31374985A	
				Appr.					
Ind.	Rev.	Modification	Date	Name	Norm			40 Sheets	

PCIe Connector X1





GRANT OF A PATENT OR THE REGISTRATION OF A UTILITY MODEL OR DESIGN
Copyright (C) Siemens AG, 2006
WITHOUT EXPRESS AUTHORITY OFFENDERS ARE LIABLE TO THE PAY-
MENT OF DAMAGES ALL RIGHTS ARE RESERVED IN THE EVENT OF THE
COPYING OF THIS DOCUMENT AND GIVING IT TO OTHERS AND THE
USE OR COMMUNICATION OF THE CONTENTS THEREOF ARE FORBIDDEN

updateDate=13/02/05
updateTime=07:37:57

Unmounted Components are displayed blue or with dashed lines

002				Date	14.1.2013	Siemens AG	EB200P Interfaces PCIe board connector Circuit Diagram	Item No.:	
				Init.				A5E31374985A	
				Appr.				Sheet 27	40 Sheets
Ind.	Rev.	Modification	Date	Name	Norm				

External power supply input and convertor



GRANT OF A PATENT OR THE REGISTRATION OF A UTILITY MODEL OR DESIGN
Copyright (C) Siemens AG, 2006

WITHOUT EXPRESS AUTHORITY OFFENDERS ARE LIABLE TO THE PAYMENT OF DAMAGES ALL RIGHTS ARE RESERVED IN THE EVENT OF THE



COPYING OF THIS DOCUMENT AND GIVING IT TO OTHERS AND THE USE OR COMMUNICATION OF THE CONTENTS THEREOF ARE FORBIDDEN

updateDate=13/02/05
updateTime=07:37:56

Unmounted Components are displayed blue or with dashed lines

002				Date	14.1.2013	Siemens AG	EB200P Power supply External power input Circuit Diagram	Item No.:	
				Init.				A5E31374985A	
				Appr.					
Ind.	Rev.	Modification	Date	Name	Norm			40 Sheets	

Power supply converters




GRANT OF A PATENT OR THE REGISTRATION OF A UTILITY MODEL OR DESIGN
 WITHOUT EXPRESS AUTHORITY OFFENDERS ARE LIABLE TO THE PAYMENT OF DAMAGES ALL RIGHTS ARE RESERVED IN THE EVENT OF THE
 COPYING OF THIS DOCUMENT AND GIVING IT TO OTHERS AND THE USE OR COMMUNICATION OF THE CONTENTS THEREOF ARE FORBIDDEN

updateDate=13/02/05
 updateTime=07:37:57

Unmounted Components are displayed blue or with dashed lines

002			Date	14.1.2013	Siemens AG	EB200P Power supply Power converters Circuit Diagram	Item No.:	
Ind.	Rev.	Modification	Date	Name			A5E31374985A	Sheet 29 40 Sheets

Power switches



GRANT OF A PATENT OR THE REGISTRATION OF A UTILITY MODEL OR DESIGN
Copyright (C) Siemens AG, 2006


WITHOUT EXPRESS AUTHORITY OFFENDERS ARE LIABLE TO THE PAYMENT OF DAMAGES ALL RIGHTS ARE RESERVED IN THE EVENT OF THE

COPYING OF THIS DOCUMENT AND GIVING IT TO OTHERS AND THE USE OR COMMUNICATION OF THE CONTENTS THEREOF ARE FORBIDDEN

updateDate=13/02/05
updateTime=07:37:57

Unmounted Components are displayed blue or with dashed lines

002				Date	14.1.2013	Siemens AG	EB200P Power supply Power switching Circuit Diagram	Item No.:	
				Init.				A5E31374985A	
				Appr.				Sheet 30	40 Sheets
Ind.	Rev.	Modification	Date	Name	Norm				



GRANT OF A PATENT OR THE REGISTRATION OF A UTILITY MODEL OR DESIGN
 WITHOUT EXPRESS AUTHORITY OFFENDERS ARE LIABLE TO THE PAY-
 MENT OF DAMAGES. ALL RIGHTS ARE RESERVED IN THE EVENT OF THE
 COPYING OF THIS DOCUMENT AND GIVING IT TO OTHERS AND THE
 USE OR COMMUNICATION OF THE CONTENTS THEREOF ARE FORBIDDEN

updateDate=13/02/05
updateTime=07:37:57

Unmounted Components are displayed blue or with dashed lines

002				Date	14.1.2013	Siemens AG	EB200P Power supply Reset circuit Circuit Diagram	Item No.:	
				Init.				A5E31374985A	
				Appr.					
Ind.	Rev.	Modification	Date	Name	Norm			40 Sheets	

GRANT OF A PATENT OR THE REGISTRATION OF A UTILITY MODEL OR DESIGN
 Copyright (C) Siemens AG 2008
 WITHOUT EXPRESS AUTHORITY, OFFENDERS ARE LIABLE TO THE PAY-
 MENT OF DAMAGES. ALL RIGHTS ARE RESERVED IN THE EVENT OF THE
 COPYING OF THIS DOCUMENT AND GIVING IT TO OTHERS AND THE
 USE OR COMMUNICATION OF THE CONTENTS THEREOF ARE FORBIDDEN

X1 PIN.NO	A NETNAME	B NETNAME	C NETNAME	D NETNAME
1	P1_TXP	P2_TXP	TAPA_P	TAPB_P
2	P1_TXN	P2_TXN	TAPA_N	TAPB_N
3	P1_RXP	P2_RXP	SIGN592	SIGN593
4	SIGN587	SIGN585	SIGN594	SIGN596
5	SIGN586	SIGN584	SIGN595	SIGN597
6	P1_RXN	P2_RXN	SIGN591	SIGN590
7				
8	EARTH	EARTH	EARTH	EARTH
9	SIGN580	SIGN582		
10	P1_LINK	P2_LINK		
11	SIGN581	SIGN583		
12	P1_ACT	P2_ACT		

X1 PIN.NO	SHIELDPINS NETNAME
S1	EARTH
S	EARTH
S2	EARTH
S3	EARTH
S4	EARTH

X10 PIN.NO	NETNAME
1	SIGN354
2	INPUT_GROUND

X11 PIN.NO	NETNAME
1	SIGN111
2	SIGN113
3	SIGN112
4	
5	SIGN110

X11 PIN.NO	SHIELDPINS NETNAME
S	SIGN490

X12 PIN.NO	NETNAME
1	SYNC_P
2	SYNC_N
3	SIGN95

X2 PIN.NO	NETNAME
1	SIGN640
COP1	
COP2	

X2 PIN.NO	SHIELDPINS NETNAME
S	GND

X20 PIN.NO	NETNAME
1	P3.3V
2	P5.0V
3	P3.3V
4	P5.0V
5	PM_FLASH_XRESET
6	
7	GPIO[31]
8	GPIO[15]
9	GPIO[30]
10	GPIO[14]
11	GPIO[29]
12	GPIO[13]
13	GPIO[28]
14	GPIO[12]
15	GPIO[27]
16	GPIO[11]
17	GPIO[26]
18	GPIO[10]
19	GPIO[25]
20	GPIO[9]
21	GPIO[24]
22	GPIO[8]
23	GPIO[23]
24	GPIO[7]
25	GPIO[22]
26	GPIO[6]
27	GPIO[21]
28	GPIO[5]
29	GPIO[20]
30	GPIO[4]
31	GPIO[19]
32	GPIO[3]
33	GPIO[18]
34	GPIO[2]
35	GPIO[17]
36	GPIO[1]
37	GPIO[16]
38	GPIO[0]

X20 PIN.NO	SHIELDPINS NETNAME
S1	GND
S2	GND
S3	GND
S4	GND
S5	GND

X21 PIN.NO	NETNAME
1	P3.3V
2	P5.0V
3	P3.3V
4	P5.0V
5	ERTEC_REF_CLK
6	
7	GPIO[63]
8	GPIO[47]
9	GPIO[62]
10	GPIO[46]
11	GPIO[61]
12	GPIO[45]
13	GPIO[60]
14	GPIO[44]
15	GPIO[59]
16	GPIO[43]
17	GPIO[58]
18	GPIO[42]
19	GPIO[57]
20	GPIO[41]
21	GPIO[56]
22	GPIO[40]
23	GPIO[55]
24	GPIO[39]
25	GPIO[54]
26	GPIO[38]
27	GPIO[53]
28	GPIO[37]
29	GPIO[52]
30	GPIO[36]
31	GPIO[51]
32	GPIO[35]
33	GPIO[50]
34	GPIO[34]
35	GPIO[49]
36	GPIO[33]
37	GPIO[48]
38	GPIO[32]

X21 PIN.NO	SHIELDPINS NETNAME
S1	GND
S2	GND
S3	GND
S4	GND
S5	GND

X22 PIN.NO	NETNAME
1	P3.3V
2	P5.0V
3	P3.3V
4	P5.0V
5	
6	
7	GPIO[95]
8	GPIO[79]
9	GPIO[94]
10	GPIO[78]
11	GPIO[93]
12	GPIO[77]
13	GPIO[92]
14	GPIO[76]
15	GPIO[91]
16	GPIO[75]
17	GPIO[90]
18	GPIO[74]
19	GPIO[89]
20	GPIO[73]
21	GPIO[88]
22	GPIO[72]
23	GPIO[87]
24	GPIO[71]
25	GPIO[86]
26	GPIO[70]
27	GPIO[85]
28	GPIO[69]
29	GPIO[84]
30	GPIO[68]
31	GPIO[83]
32	GPIO[67]
33	GPIO[82]
34	GPIO[66]
35	GPIO[81]
36	GPIO[65]
37	GPIO[80]
38	GPIO[64]

X22 PIN.NO	SHIELDPINS NETNAME
S1	GND
S2	GND
S3	GND
S4	GND
S5	GND

X30 PIN.NO	NETNAME
1	
2	
3	
4	
5	
6	TRACECLK
7	TRACE_DBGRO
8	TRACE_DBACK
9	ERTEC_XSRST
10	
11	ERTEC_TDO
12	P3.3V
13	ERTEC_RTCK
14	P3.3V
15	ERTEC_TCK
16	TRACEPKT[7]
17	ERTEC_TMS
18	TRACEPKT[6]
19	ERTEC_TDI
20	TRACEPKT[5]
21	ERTEC_XTRST
22	TRACEPKT[4]
23	TRACEPKT[15]
24	TRACEPKT[3]
25	TRACEPKT[14]
26	TRACEPKT[2]
27	TRACEPKT[13]
28	TRACEPKT[1]
29	TRACEPKT[12]
30	TRACEPKT[0]
31	TRACEPKT[11]
32	TRACESYNC
33	TRACEPKT[10]
34	PIPESTAT[2]
35	TRACEPKT[9]
36	PIPESTAT[1]
37	TRACEPKT[8]
38	PIPESTAT[0]

X30 PIN.NO	SHIELDPINS NETNAME
S1	GND
S2	GND
S3	GND
S4	GND
S5	GND

updateDate=13/02/05
updateTime=07:37:56

Unmounted Components are displayed blue or with dashed lines

002			Date	14.1.2013		Siemens AG	EB200P CONNECTOR TABLES		Item No.:
Ind.	Rev.	Modification	Date	Name	Norm		Block Diagram Circuit Diagram		
								A5E31374985A	Sheet 34 40 Sheets

GRANT OF A PATENT OR THE REGISTRATION OF A UTILITY MODEL OR DESIGN
Copyright (C) Siemens AG, 2006

WITHOUT EXPRESS AUTHORITY, OFFENDERS ARE LIABLE TO THE PAYMENT OF DAMAGES. ALL RIGHTS ARE RESERVED IN THE EVENT OF THE

COPYING OF THIS DOCUMENT AND GIVING IT TO OTHERS AND THE USE OR COMMUNICATION OF THE CONTENTS THEREOF ARE FORBIDDEN

X31 PIN.NO	NETNAME
1	P3.3V
2	P3.3V
3	ERTEC_XTRST
4	GND
5	ERTEC_TDI
6	GND
7	ERTEC_TMS
8	GND
9	ERTEC_TCK
10	GND
11	ERTEC_RTCK
12	GND
13	ERTEC_TDO
14	GND
15	ERTEC_XSRST
16	GND
17	JTAG_DBGRO
18	GND
19	JTAG_DBACK
20	GND

X40 PIN.NO	NETNAME
1	EMC_DTXR
2	SIGN515
3	EMC_XOE_DRIVER
4	SIGN520
5	EMC_AB[15]
6	SIGN516
7	EMC_AB[16]
8	SIGN521
9	EMC_AB[17]
10	SIGN522
11	EMC_AB[18]
12	SIGN523
13	EMC_AB[19]
14	SIGN517
15	EMC_AB[20]
16	SIGN524
17	EMC_AB[21]
18	SIGN518
19	EMC_AB[22]
20	SIGN519

X43 PIN.NO	NETNAME
1	FPGA_CONFIG[3]
2	GND
3	
4	
5	
6	
7	
8	
9	
10	

X60 PIN.NO	A NETNAME	B NETNAME
1	SIGN351	PCIE_P12.0V
2	PCIE_P12.0V	PCIE_P12.0V
3	PCIE_P12.0V	
4	GND	GND
5		
6		
7		GND
8		PCIE_P3.3V
9	PCIE_P3.3V	
10	PCIE_P3.3V	PCIE_P3.3V_AUX
11	PCIE_XRESET	
12	GND	
13	REFCLK+	GND
14	REFCLK-	X1_PETp0
15	GND	X1_PETn0
16	SIGN352	GND
17	SIGN353	SIGN351
18	GND	XIN_SLOT

X80 PIN.NO	NETNAME
1	P3.3V
2	P3.3V
3	P3.3V
4	P3.3V
5	LS_XBE0_DQM0
6	LS_XBE1_DQM1
7	LS_DB[31]
8	LS_DB[15]
9	LS_DB[30]
10	LS_DB[14]
11	LS_DB[29]
12	LS_DB[13]
13	LS_DB[28]
14	LS_DB[12]
15	LS_DB[27]
16	LS_DB[11]
17	LS_DB[26]
18	LS_DB[10]
19	LS_DB[25]
20	LS_DB[9]
21	LS_DB[24]
22	LS_DB[8]
23	LS_DB[23]
24	LS_DB[7]
25	LS_DB[22]
26	LS_DB[6]
27	LS_DB[21]
28	LS_DB[5]
29	LS_DB[20]
30	LS_DB[4]
31	LS_DB[19]
32	LS_DB[3]
33	LS_DB[18]
34	LS_DB[2]
35	LS_DB[17]
36	LS_DB[1]
37	LS_DB[16]
38	LS_DB[0]

X32 PIN.NO	NETNAME
1	FPGA_TCK
2	GND
3	FPGA_TMS
4	GND
5	FPGA_TDI
6	P3.3V
7	FPGA_TDO
8	GND
9	FPGA_DONE
10	FPGA_PROGRAMM

X42 PIN.NO	NETNAME
1	SIGN529
2	GPIO[9]
3	SIGN529
4	GPIO[0]
5	TEST_XTRACE_EN
6	GND
7	TEST_KEEPROM_EN
8	GND
9	TEST_XUSERGPIO_EN
10	GND
11	TEST_XUART_EN
12	GND
13	TEST_XTEMP_EN
14	GND
15	FPGA_CONFIG[0]
16	GND
17	FPGA_CONFIG[1]
18	P3.3V
19	FPGA_CONFIG[2]
20	P3.3V

X50 PIN.NO	NETNAME
1	GND
2	GND
3	USER_GPIO[0]
4	USER_GPIO[1]
5	USER_GPIO[2]
6	USER_GPIO[3]
7	USER_GPIO[4]
8	USER_GPIO[5]
9	USER_GPIO[6]
10	USER_GPIO[7]
11	USER_GPIO[8]
12	USER_GPIO[9]
13	USER_GPIO[10]
14	USER_GPIO[11]
15	USER_GPIO[12]
16	USER_GPIO[13]
17	USER_GPIO[14]
18	USER_GPIO[15]
19	P3.3V
20	P3.3V

X41 PIN.NO	NETNAME
1	EMC_AB[23]
2	SIGN525
3	
4	
5	
6	
7	
8	
9	
10	

X80 PIN.NO	SHIELDPINS NETNAME
S1	GND
S2	GND
S3	GND
S4	GND
S5	GND

updateDate=13/02/05
updateTime=07:37:57

Unmounted Components are displayed blue or with dashed lines

002			Date	14.1.2013		Siemens AG	EB200P CONNECTOR TABLES	Item No.:	
			Init.				Block Diagram		
			Appr.				Circuit Diagram		
Ind.	Rev.	Modification	Date	Name	Norm			A5E31374985A	Sheet 35 40 Sheets

GRANT OF A PATENT OR THE REGISTRATION OF A UTILITY MODEL OR DESIGN
Copyright (C) Siemens AG, 2006

WITHOUT EXPRESS AUTHORITY, OFFENDERS ARE LIABLE TO THE PAYMENT OF DAMAGES. ALL RIGHTS ARE RESERVED IN THE EVENT OF THE

COPYING OF THIS DOCUMENT AND GIVING IT TO OTHERS AND THE USE OR COMMUNICATION OF THE CONTENTS THEREOF ARE FORBIDDEN

X70 PIN.NO	A NETNAME	B NETNAME	C NETNAME	D NETNAME	E NETNAME	F NETNAME	G NETNAME	H NETNAME	J NETNAME	K NETNAME	L NETNAME	Y NETNAME
1	ERTEC_EMC	GND	EMC_DB[28]	EMC_DB[29]	ERTEC_EMC	GND	EMC_AB[6]	EMC_AB[9]	EMC_AB[12]	ERTEC_EMC	GND	ERTEC_EMC
2	GND	EMC_DB[26]	EMC_DB[27]	EMC_DB[31]	ERTEC_EMC	GND	EMC_AB[7]	EMC_AB[10]	EMC_AB[11]	EMC_AB[13]	EMC_AB[14]	GND
3	EMC_DB[24]	EMC_DB[25]	EMC_DB[30]	EMC_XBE3_DQM3	EMC_AB[5]	EMC_AB[8]	P3.3V_SEP	GND	EMC_XCS_SDRAM	EMC_XCAS_SDRAM	GND	EMC_DB[15]
4	EMC_DB[23]	EMC_DB[22]	EMC_DB[17]	EMC_DB[16]	EMC_AB[4]	EMC_AB[2]	EMC_AB[1]	EMC_AB[0]	EMC_XRAS_SDRAM	EMC_XWE_SDRAM	EMC_XRDY_BF	EMC_DB[0]
5	EMC_DB[21]	EMC_DB[19]	EMC_DB[20]	EMC_DB[18]	EMC_XBE2_DQM2	EMC_AB[3]	SIGN208	SIGN208	EMC_CLK_O_SDRAM1	EMC_XAV_BF	SIGN209	ERTEC_EMC
6	ERTEC_EMC	ERTEC_EMC	P1.5V_A_SEP	EMC_XCS_PER2	EMC_XCS_PER3	GND	EMC_XRDY_PER	ERTEC_EMC	EMC_CLK_O_SDRAM2	P3.3V_SEP	GND	GND
7	GND	GND	GND	GPIO[83]	GPIO[89]	GPIO[81]	GND	ERTEC_EMC	GND	P1.2V_SEP	P1.2V_SEP	P3.3V_SEP
8	SIGN542	SIGN543	P3.3V_SEP	GPIO[84]	GPIO[80]	ERTEC_PXHIF	ERTEC_PXHIF	GND	GND	P1.2V_SEP	P1.2V_SEP	SIGN364
9	P1_TDXN	P1_TDXP	SIGN363	GPIO[87]	GPIO[82]	SIGN307	GND	GND	GND	GND	GND	P2_TDXN
10	GND	SIGN11032	P1.5V_A_SEP	GPIO[88]	GPIO[91]	GND	P1.2V_SEP	P1.2V_SEP	GND	GND	GND	GND
11	P1_SDXN	P1_SDXP	GND	GPIO[86]	GPIO[94]	P3.3V_SEP	P1.2V_SEP	P1.2V_SEP	GND	GND	GND	P2_SDXN
12	P1_RDXN	P1_RDXP	P3.3V_SEP	GPIO[93]	GPIO[85]	GND	GND	GND	GND	GND	GND	P2_RDXN
13	GND	GND	GPIO[45]	GPIO[90]	GPIO[95]	ERTEC_PXHIF	ERTEC_PXHIF	GND	GND	P1.2V_SEP	P1.2V_SEP	GND
14	ERTEC_PXHIF	GPIO[39]	P1.5V_A_SEP	GPIO[92]	GPIO[62]	GPIO[63]	GND	ERTEC_PXHIF	GND	P1.2V_SEP	P1.2V_SEP	SIGN142
15	GPIO[48]	GPIO[44]	GPIO[33]	GPIO[36]	GPIO[35]	GND	GPIO[55]	ERTEC_PXHIF	SIGN307	GND	GPIO[54]	GND
16	GPIO[32]	GPIO[34]	GPIO[47]	GPIO[51]	GPIO[38]	GPIO[60]	GPIO[67]	GPIO[76]	GPIO[75]	GPIO[71]	GPIO[69]	P3.3V_SEP
17	GPIO[59]	GPIO[58]	GPIO[37]	GPIO[46]	GPIO[40]	GPIO[61]	GPIO[64]	GPIO[68]	GPIO[78]	GPIO[72]	GPIO[65]	GPIO[29]
18	ERTEC_PXHIF	GPIO[49]	GPIO[42]	GPIO[53]	GPIO[52]	P3.3V_SEP	SIGN11030	GND	GND	SIGN544	GND	GPIO[28]
19	GND	GPIO[41]	GPIO[43]	GPIO[50]	ERTEC_PXHIF	GND	P1.5V_A_SEP	P1_RXP	P1_TXP	SIGN214	GND	GND
20	ERTEC_PXHIF	GND	GPIO[57]	GPIO[56]	GND	P1.5V_A_SEP	SIGN11033	P1_RXN	P1_TXN	SIGN11033	SIGN11030	P3.3V_SEP

X70 PIN.NO	M NETNAME	N NETNAME	P NETNAME	R NETNAME	T NETNAME	U NETNAME	V NETNAME	W NETNAME
1	EMC_XRD	EMC_XWR	EMC_AB[19]	GND	ERTEC_EMC	EMC_DB[10]	EMC_DB[12]	GND
2	EMC_AB[16]	EMC_AB[17]	EMC_AB[20]	GND	ERTEC_EMC	EMC_DB[8]	EMC_DB[9]	EMC_DB[11]
3	P3.3V_SEP	P1.5V_A_SEP	ERTEC_TCK	EMC_AB[22]	EMC_XBE1_DQM1	EMC_DB[6]	EMC_DB[14]	EMC_DB[13]
4	EMC_AB[15]	EMC_AB[18]	ERTEC_XTRST	EMC_AB[23]	EMC_XCS_PER0	EMC_DB[5]	EMC_DB[1]	EMC_DB[3]
5	SIGN209	EMC_CLK_O_BF1	EMC_AB[21]	EMC_XCS_PER1	EMC_XBE0_DQM0	EMC_DB[7]	EMC_DB[2]	ERTEC_EMC
6	EMC_CLK_O_BF2	ERTEC_EMC	SIGN362	GND	SIGN11008	EMC_DTXR	EMC_DB[4]	GND
7	GND	ERTEC_EMC	GND	SIGN643	SIGN140	GPIO[1]	P1.5V_A_SEP	ERTEC_RTCK
8	GND	GND	P3.3V_SEP	P3.3V_SEP	ERTEC_TMS	GPIO[2]	GND	ERTEC_TDI
9	GND	GND	GND	SIGN312	GPIO[16]	GPIO[3]	GPIO[0]	P2_TDXP
10	GND	P1.2V_SEP	P1.2V_SEP	ERTEC_XSRST	GPIO[17]	GPIO[4]	SIGN541	SIGN11032
11	GND	P1.2V_SEP	P1.2V_SEP	GND	SIGN146	GPIO[5]	P1.5V_A_SEP	P2_SDXP
12	GND	GND	GND	SIGN309	P2_ACT	GPIO[6]	GND	P2_RDXP
13	GND	GND	P3.3V_SEP	P3.3V_SEP	P1_ACT	GPIO[7]	P1.5V_A_SEP	P3.3V_SEP
14	GND	ERTEC_PXHIF	GND	GND	GPIO[18]	GPIO[20]	GND	SIGN143
15	SIGN305	ERTEC_PXHIF	P3.3V_SEP	GND	GPIO[19]	GPIO[21]	SIG10007	ERTEC_XRST
16	GPIO[70]	GPIO[77]	GPIO[79]	GPIO[8]	GPIO[10]	GPIO[23]	GND	SIGN147
17	GPIO[73]	GPIO[74]	GPIO[66]	GPIO[9]	GPIO[11]	GPIO[13]	GPIO[15]	GPIO[26]
18	GND	GND	GND	GPIO[22]	GPIO[12]	GPIO[14]	GPIO[31]	GPIO[25]
19	P2_TXP	P2_RXP	P1.5V_A_SEP	GND	P3.3V_SEP	P2_LINK	GPIO[30]	GPIO[24]
20	P2_TXN	P2_RXN	SIGN11033	P1.5V_A_SEP	GND	P1_LINK	GPIO[27]	GND

updateDate=13/02/05
updateTime=07:37:57

Unmounted Components are displayed blue or with dashed lines

002				Date	14.1.2013			Siemens AG	EB200P CONNECTOR TABLES		Item No.:	
				Init.					Block Diagram			Sheet 36
				Appr.					Circuit Diagram			40 Sheets
Ind.	Rev.	Modification	Date	Name	Norm						A5E31374985A	

GRANT OF A PATENT OR THE REGISTRATION OF A UTILITY MODEL OR DESIGN
 Copyright (C) Siemens AG, 2006
 WITHOUT EXPRESS AUTHORITY OFFENDERS ARE LIABLE TO THE PAY-
 MENT OF DAMAGES ALL RIGHTS ARE RESERVED IN THE EVENT OF THE
 COPYING OF THIS DOCUMENT AND GIVING IT TO OTHERS AND THE
 USE OR COMMUNICATION OF THE CONTENTS THEREOF ARE FORBIDDEN

X81 PIN.NO	NETNAME
1	P3.3V
2	P5.0V
3	P3.3V
4	P5.0V
5	LS_XBE2_DQM2
6	LS_XBE3_DQM3
7	LS_XOE_DRIVER
8	LS_AB[15]
9	LS_DTXR
10	LS_AB[14]
11	LS_XRDY_PER
12	LS_AB[13]
13	LS_XRD
14	LS_AB[12]
15	LS_XWR
16	LS_AB[11]
17	LS_XCS_PER3
18	LS_AB[10]
19	LS_XCS_PER2
20	LS_AB[9]
21	LS_XCS_PER0
22	LS_AB[8]
23	LS_AB[23]
24	LS_AB[7]
25	LS_AB[22]
26	LS_AB[6]
27	LS_AB[21]
28	LS_AB[5]
29	LS_AB[20]
30	LS_AB[4]
31	LS_AB[19]
32	LS_AB[3]
33	LS_AB[18]
34	LS_AB[2]
35	LS_AB[17]
36	LS_AB[1]
37	LS_AB[16]
38	LS_AB[0]

X81 PIN.NO	SHIELDPINS NETNAME
S1	GND
S2	GND
S3	GND
S4	GND
S5	GND

updateDate=13/02/05
updateTime=07:37:56

Unmounted Components are displayed blue or with dashed lines

002				Date	14.1.2013	Siemens AG	EB200P CONNECTOR TABLES Block Diagram Circuit Diagram	Item No.:	
				Init.				A5E31374985A	
				Appr.					
Ind.	Rev.	Modification	Date	Name	Norm				

GRANT OF A PATENT OR THE REGISTRATION OF A UTILITY MODEL OR DESIGN
Copyright (C) Siemens AG, 2006
WITHOUT EXPRESS AUTHORITY OFFENDERS ARE LIABLE TO THE PAYMENT OF DAMAGES ALL RIGHTS ARE RESERVED IN THE EVENT OF THE
COPYING OF THIS DOCUMENT AND GIVING IT TO OTHERS AND THE USE OR COMMUNICATION OF THE CONTENTS THEREOF ARE FORBIDDEN

REFERENCE	TYPE	PIN_NO	
		AUX_P3.3V	GND
D29,D30	74LVC1G07	5	3

REFERENCE	TYPE	PIN_NO	
		GND	P12.0V
U1,U2	2901	12	3

REFERENCE	TYPE	PIN_NO					
		ERTEC EMC	ERTEC_PXHIF	GND	P1.2V_SEP	P1.5V_A_SEP	P3.3V_SEP
D0	ERTEC200+	A1	A14	A10	G10	C10	C12
		A6	A18	A13	G11	C14	C8
		B6	A20	A19	H10	C6	F11
		E1	E19	A2	H11	G19	F18
		E2	F13	A7	K13	N3	G3
		H6	F8	B1	K14	P19	K6
		H7	G13	B13	K7	V11	M3
		K1	G8	B20	K8	V13	P13
		N6	H14	B7	L13	V7	P15
		N7	H15	C11	L14		P8
		T1	N14	C7	L7		R13
		T2	N15	E20	L8		R8
		W5		F1	N10		T19
		Y1		F10	N11		W13
		Y5		F15	P10		Y16
				F2	P11		Y20
				F6			Y7
				G12			
				G14			
				G7			
		G9					
		H12					
		H13					
		H3					
		H8					
		H9					
		J10					

REFERENCE	TYPE	PIN_NO	
		ERTEC EMC	GND
D18,D19	SDRAM 32Mx16	A7	A1
		A9	A3
		B3	B7
		C7	C3
		D3	D7
		E7	E3
		J9	J1
		J1	J9
D22,D23	S29WS128P	B6	B3
		J5	G3
		L5	J9
		L8	L4
D44	74LVC1G157	5	2

REFERENCE	TYPE	PIN_NO					
		ERTEC EMC	ERTEC_PXHIF	GND	P1.2V_SEP	P1.5V_A_SEP	P3.3V_SEP
D0	ERTEC200+			J11			
				J12			
				J13			
				J14			
				J7			
				J8			
				J9			
				K10			
				K11			
				K12			
				K15			
				K9			
				L1			
				L10			
				L11			
				L12			
				L18			
				L3			
				L6			
				L9			
				M10			
				M11			
				M12			
				M13			
				M14			
				M7			
				M8			
				M9			
				N12			
				N13			
				N8			
				N9			
				P12			
				P14			
		P18					
		P7					
		P9					
		R1					
		R11					
		R15					
		R2					
		R6					
		T20					
		V12					
		V16					
		V8					
		W1					
		W20					
		W6					
		Y10					
		Y13					
		Y15					
		Y19					
		Y2					
		Y6					

updateDate=13/02/05
updateTime=07:37:57

Unmounted Components are displayed blue or with dashed lines

002				Date	14.1.2013			Siemens AG	EB200P POWER TABLES Block Diagram Circuit Diagram	Item No.:	
Ind.	Rev.	Modification	Date	Name	Norm						Sheet 38 40 Sheets

REFERENCE	TYPE	PIN_NO		
		ERTEC EMC	GND	P3.3V
D14,D15,D16,D17	74LVC16T245	31	10	18
		42	15	7
			21	
			28	
			34	
			39	
D40,D41,D42	74LVC2T45		4	
		1		
			4	8

REFERENCE	TYPE	PIN_NO	
		GND	P3.3V
D2,D3	74ALVC16244	10	18
		15	31
		21	42
		28	7
		34	
		39	
D5	24C16	4	8
D7	SN65HVD10	5	8
D13	24C256	4	8
D27	serialFlash_16Mb	4	8
D28,D32,D33,D34 D35,D36,D37 D38,D39,D43	74LVC1G07	3	5

REFERENCE	TYPE	PIN_NO		
		GND	P3.3V	USB_P1.8V
D12	TUSB3410	18	25	4
		28	3	
		8		

REFERENCE	TYPE	PIN_NO	
		GND	POF_SD_P3.3V
D45	100LVELT22	5	8
U4	TLV3502	5	8

updateDate=13/02/05
updateTime=07:37:57

Unmounted Components are displayed blue or with dashed lines

002			Date	14.1.2013	Siemens AG		EB200P POWER TABLES Block Diagram Circuit Diagram	Item No.:			
			Init.								
			Appr.								
Ind.	Rev.	Modification	Date	Name	Norm				A5E31374985A		Sheet 39 40 Sheets

GRANT OF A PATENT OR THE REGISTRATION OF A UTILITY MODEL OR DESIGN
Copyright (C) Siemens AG, 2006

WITHOUT EXPRESS AUTHORITY OFFENDERS ARE LIABLE TO THE PAYMENT OF DAMAGES. ALL RIGHTS ARE RESERVED IN THE EVENT OF THE

COPYING OF THIS DOCUMENT AND GIVING IT TO OTHERS AND THE USE OR COMMUNICATION OF THE CONTENTS THEREOF ARE FORBIDDEN

Group Spacings for External Layers

	EARTH	NoGroup	DiffPair	ExtPWR
EARTH	0.50	0.50	0.50	0.50
NoGroup	0.50	B-ISO	B-ISO	0.50
DiffPair	0.50	B-ISO	B-ISO	0.50
ExtPWR	0.50	0.50	0.50	0.50

Group Spacings for Internal Layers

	EARTH	NoGroup	DiffPair	ExtPWR
EARTH	0.50	0.50	0.50	0.50
NoGroup	0.50	B-ISO	B-ISO	0.50
DiffPair	0.50	B-ISO	B-ISO	0.50
ExtPWR	0.50	0.50	0.50	0.50

Not Connected Pin Table

EPL	PIN.NO	Spacing Class
D1	A10	NoGroup
D1	A13	NoGroup
D1	A4	NoGroup
D1	A5	NoGroup
D1	A6	NoGroup
D1	A7	NoGroup
D1	A8	NoGroup
D1	B10	NoGroup
D1	B13	NoGroup
D1	B3	NoGroup
D1	B4	NoGroup
D1	B5	NoGroup
D1	B7	NoGroup
D1	B8	NoGroup
D1	C10	NoGroup
D1	C13	NoGroup
D1	C5	NoGroup
D1	C8	NoGroup
D1	D10	NoGroup
D1	D11	NoGroup
D1	D12	NoGroup
D1	D13	NoGroup
D1	D14	NoGroup
D1	D4	NoGroup
D1	D5	NoGroup
D1	D6	NoGroup
D1	D7	NoGroup
D1	E11	NoGroup
D1	E6	NoGroup
D1	E8	NoGroup
D1	E9	NoGroup
D1	F10	NoGroup

Not Connected Pin Table

EPL	PIN.NO	Spacing Class
X1	A7	NoGroup
X1	B7	NoGroup
X1	C10	NoGroup
X1	C11	NoGroup
X1	C12	NoGroup
X1	C7	NoGroup
X1	C9	NoGroup
X1	D10	NoGroup
X1	D11	NoGroup
X1	D12	NoGroup
X1	D7	NoGroup
X1	D9	NoGroup
X11	4	NoGroup
X2	COP1	NoGroup
X2	COP2	NoGroup
X20	6	NoGroup
X21	6	NoGroup
X22	5	NoGroup
X22	6	NoGroup
X3	COP1	NoGroup
X3	COP2	NoGroup
X30	1	NoGroup
X30	10	NoGroup
X30	2	NoGroup
X30	3	NoGroup
X30	4	NoGroup
X30	5	NoGroup
X4	COP1	NoGroup
X4	COP2	NoGroup
X41	10	NoGroup
X41	3	NoGroup
X41	4	NoGroup
X41	5	NoGroup
X41	6	NoGroup
X41	7	NoGroup
X41	8	NoGroup
X41	9	NoGroup
X43	10	NoGroup
X43	3	NoGroup
X43	4	NoGroup
X43	5	NoGroup
X43	6	NoGroup
X43	7	NoGroup
X43	8	NoGroup
X43	9	NoGroup
X60	A5	NoGroup
X60	A6	NoGroup
X60	A7	NoGroup
X60	A8	NoGroup
X60	B11	NoGroup
X60	B12	NoGroup
X60	B3	NoGroup
X60	B5	NoGroup
X60	B6	NoGroup
X60	B9	NoGroup

Not Connected Pin Table

EPL	PIN.NO	Spacing Class
D23	H9	NoGroup
D23	J2	NoGroup
D23	J6	NoGroup
D23	K2	NoGroup
D23	K6	NoGroup
D23	K9	NoGroup
D23	L2	NoGroup
D23	L3	NoGroup
D23	L6	NoGroup
D23	L7	NoGroup
D23	L9	NoGroup
D23	M1	NoGroup
D23	M10	NoGroup
D28	1	NoGroup
D29	1	NoGroup
D3	11	NoGroup
D3	12	NoGroup
D3	6	NoGroup
D3	8	NoGroup
D3	9	NoGroup
D30	1	NoGroup
D32	1	NoGroup
D33	1	NoGroup
D34	1	NoGroup
D35	1	NoGroup
D36	1	NoGroup
D37	1	NoGroup
D38	1	NoGroup
D39	1	NoGroup
D4	10	NoGroup
D4	19	NoGroup
D4	20	NoGroup
D4	23	NoGroup
D4	9	NoGroup
D42	3	NoGroup
D43	1	NoGroup
D6	10	NoGroup
D9	16	NoGroup
D9	19	NoGroup
D9	20	NoGroup
D9	23	NoGroup
N1	7	NoGroup
N10	7	NoGroup
N10	8	NoGroup
N12	6	NoGroup
N2	7	NoGroup
N3	2	NoGroup
N9	7	NoGroup
N9	8	NoGroup
R440	8	NoGroup
U1	13	NoGroup
U1	14	NoGroup
U3	2	NoGroup
V2	NC	NoGroup
V3	NC	NoGroup

Not Connected Pin Table

EPL	PIN.NO	Spacing Class
D1	F7	NoGroup
D1	F8	NoGroup
D1	F9	NoGroup
D1	K13	NoGroup
D11	20	NoGroup
D11	23	NoGroup
D12	2	NoGroup
D12	21	NoGroup
D12	22	NoGroup
D12	29	NoGroup
D12	30	NoGroup
D12	31	NoGroup
D12	32	NoGroup
D18	E2	NoGroup
D19	E2	NoGroup
D22	A1	NoGroup
D22	A10	NoGroup
D22	B5	NoGroup
D22	B7	NoGroup
D22	B8	NoGroup
D22	B9	NoGroup
D22	C4	NoGroup
D22	C9	NoGroup
D22	D4	NoGroup
D22	D6	NoGroup
D22	F5	NoGroup
D22	G5	NoGroup
D22	G6	NoGroup
D22	H9	NoGroup
D22	J2	NoGroup
D22	J6	NoGroup
D22	K2	NoGroup
D22	K6	NoGroup
D22	K9	NoGroup
D22	L2	NoGroup
D22	L3	NoGroup
D22	L6	NoGroup
D22	L7	NoGroup
D22	L9	NoGroup
D22	M1	NoGroup
D22	M10	NoGroup
D23	A1	NoGroup
D23	A10	NoGroup
D23	B5	NoGroup
D23	B7	NoGroup
D23	B8	NoGroup
D23	B9	NoGroup
D23	C4	NoGroup
D23	C9	NoGroup
D23	D4	NoGroup
D23	D6	NoGroup
D23	E5	NoGroup
D23	F5	NoGroup
D23	G5	NoGroup
D23	G6	NoGroup

updateDate=13/02/05
updateTime=07:44:25

Unmounted Components are displayed blue or with dashed lines

002				Date	14.1.2013					Siemens AG	EB200P SPACING CLASSES Block Diagram Circuit Diagram		Item No.:		Sheet 40
Ind.	Rev.	Modification	Date	Name	Norm									A5E31374985A	40 Sheets